

## DAY 1 | Tuesday, June 30

| Welcome Session: Nikolai Krassin   PLC2 & Sebastian Gerstl   Vogel Communications Group    |  |   |   |   |  |  |
|--|--|---|---|---|--|--|
| OPENING SPEECH: Altera 3.0, Full range Independent FPGA Supplier   Thomas Boudrot - Altera |  |   |   |   |  |  |
|  | Application  | Language / Debug / Verification   | Architecture  | Tools & Methodologies   | Safety & Security  | Tutorial   |
| 8:20 - 8:30 am   |  |   |   |   |  |  |
| 8:30 - 8:55 am   |  |   |   |   |  |  |
| 9:00 am - 10:30 am   | Christopher Hatch - AMD<br><b>AMD Embedded Development Framework – Embedded Software Stacks Supporting Multiple Software Domains Focusing on Open Source for Easier Long-Term Maintenance</b> (40 min) | <i>Lecture info will be provided shortly</i><br>(40 min)  | Dr. Michael Gude - Cologne Chip<br><b>Time-to-Digital-Converter (TDC) with less than 5ps resolution for GateMate FPGA</b> (40 min)                            | Stefan Rooseboom - Pro Design Electronic<br><b>End-of-Production Test Methodology and Automation for FPGA-Based Systems – Lessons Learned from a Concrete Case Study</b> (40 min)         | Martin Kellermann - Microchip Technology & Owen Millwood - WIZnet Germany<br><b>Organic Cybersecurity and Cyberresilience</b> (40 min)                                     | <b>P4: Flexibility and Quicker Development for FPGA Packet Processing Sub-Systems</b><br>(90 min)  |
|  | David Kirchner - World of FPGA<br><b>Communication in Multi-FPGA Systems</b> (40 min)  | Salma Hamdoun - Arrow Central Europe<br><b>FPGA Verification and Testing</b> (40 min)                         | Stefan Unrein - plc2 Design<br><b>Demystifying the AMD RFSoc</b> (40 min)   | Hervé Ratigner - AMD<br><b>Advancing AMD Vitis™ HLS: Performance-Driven Design and the Path Toward AI-Assisted Development</b> (40 min)   | Matti Tommiska - Xiphera<br><b>Common Framework for FPGA-based Hardware Root of Trust</b> (40 min)   |  |
| 10:30 - 11:15 am   | Coffee Break and Visit of the Exhibition   |   |   |   |  |  |
| 11:15 am - 12:45 pm  | Maximilian Werner - Efinix<br><b>Enable Higher System Integration with Efinix's Small Footprint and SiP FPGAs</b> (40 min)   | Jim Lewis - SynthWorks Design<br><b>Tracking Requirements with OSVVM</b> (40 min)                             | Oner Hanay - INCIRT<br><b>Redefining the Limits of Data Converters: Power Efficient Fourier-Domain Data Converters for RF-SoC and FPGA Systems</b> (40 min)   | Oliver Bründler - Open Logic<br><b>CDCs, FIFOs, and Width Converters: How to Combine Open Logic Building Blocks Correctly</b> (40 min)  | Christian Mueller - Lattice Semiconductor<br><b>Trusted Resilience Edge: Unified FPGA-TPM for Post-Quantum Cryptography RED &amp; Cyber Resilience Act</b> (40 min)        | <b>Ernst Wehlage - PLC2 Design Practice: Clock and Reset Management</b><br>(90 min)  |
|  | Helmut Demel - Lattice Semiconductor<br><b>SIPHash IP for Embedded Security Enabling RED Compliance and CRA Readiness in Smart ARVR Systems</b> (40 min)   | Jim Lewis - SynthWorks Design<br><b>OSVVM's Advanced Verification Data Structures</b> (40 min)                | Fabian Kluge - Efinix<br><b>Thermal Management on Efinix FPGAs</b> (40 min)   | Cagil Gumus - DESY<br><b>fwk: A Platform-Independent, Open-Source Framework for Heterogeneous SoC Development in Scientific Instrumentation</b> (40 min)                                  | Saadeddine Ben Jemaa - Arrow Central Europe<br><b>Building Secure FPGA Systems – Protecting IP and Data at the Edge</b> (40 min)   |  |
| 12:45 - 1:30 pm  | Lunch Break and Visit of the Exhibition  |   |   |   |  |  |
| 1:30 - 2:10 pm   | DIAMOND SPONSOR KEYNOTE SPEECH: Purpose-Built Engines: From Edge Intelligence to Physical AI   Michael Hutchison - AMD   |   |   |   |  |  |
| 2:10 - 2:15 pm   | Change Rooms   |   |   |   |  |  |
| 2:15 pm - 3:45 pm  | Fabian Kluge - Efinix<br><b>Highly integrated Low Latency Datapath Designs with Efinix SerDes Devices</b> (40 min)   | Espen Tallaksen - EmLogic AS<br><b>UVVM : The UVM for VHDL – only simpler</b> (40 min)                        | Bryan Fletcher - AMD<br><b>Overcoming the Data Explosion: Optimizing Connectivity, Memory, and Compute with AMD Kintex™ UltraScale+™ Gen 2 FPGAs</b> (40 min) | Yılmaz Gürak & Fatih Küçük - Bull Technologies<br><b>NanoShield: An FPGA-CPU Hybrid Architecture for Ultra-Low Latency Pre-Trade Risk Management in Compliance with MiFID II</b> (40 min) | Ido Wermuth - Arrow Central Europe<br><b>Introduction to FPGA Security: Building a Hardware Root of Trust</b> (40 min)   | <b>∞ In memory of Guy Eschemann ∞</b><br><br>Patrick Lehmann - plc2 Design<br><b>EDA?: Running OSVVM Simulations from Python</b><br>(90 min) |
|  | Timor Knudsen - AMD<br><b>Mini-ISP – an Open-Source Image Signal Processor for AMD Adaptive SoCs and FPGAs</b> (40 min)  | Espen Tallaksen - EmLogic AS<br><b>Assertions in VHDL and UVVM, Plus the newest features of UVVM</b> (40 min) | Dr. Jörg Pospiech - ATV<br><b>Cost-Effective Industrial Functional Nodes with USB 3 on Spartan UltraScale+ Platform</b> (40 min)                              | Oren Hollander - HandsOn Training<br><b>Beyond the Bitstream: Protecting Modern FPGAs from Physical Attacks</b> (40 min)  | Harald Friedrich - NewTec<br><b>FPGAs in Safety Critical Applications - Key Considerations, Challenges and Opportunities in Automotive and Industrial Designs</b> (40 min) |  |
| 3:45 - 4:30 pm   | Coffee Break and Visit of the Exhibition   |   |   |   |  |  |
| 4:30 pm - 6:00 pm  | Prof. Dr. Bernhard Lang - Hochschule Osnabrück<br><b>FPGA components for direct AXI-Stream to UDP/IP/Ethernet Networking</b> (40 min)  | Matthias Kern - P2L2<br><b>Open Source HDL Co-Simulation with AMD Alveo</b> (40 min)                          | Armin Faems - Arrow Central Europe<br><b>How to maximize the utilization of GTS Channels in Altera Agilex 3 &amp; 5?</b> (40 min)                             | Martin Kellermann - Microchip Technology & Martin Jaiser - Pantherun<br><b>Plug-and-play inline AES-encryptor to protect modern and legacy systems</b> (40 min)                           | Fabio Caccamo - AMD<br><b>Designing for Security</b> (40 min)  | <b>Dr. Karsten Trott - Xilinx, an AMD Company Performance Improvements of Deep Learning Accelerator Systems</b><br>(90 min)                  |
|  | Jonathan Graf - Graf Research Corporation<br><b>Bitstream Equivalence Checking for High-Assurance FPGA Systems</b> (40 min)  | Tommaso De Vivo - XJTAG<br><b>Making Electronics Under Pressure</b> (40 min)                                  | Afifa Ishtiaq - Altera<br><b>From Bring-Up to Deployment: High-Speed Transceiver Development on Altera Agilex 5 FPGAs</b> (40 min)                            | Prof. Dr. Markus Pfaff - FH Oberösterreich<br><b>Don't! Vol. 2 - Frequently encountered FPGA Design Quirks You better avoid</b> (40 min)  | Stephan Strohmeier & Harald Friedrich - NewTec<br><b>FPGAs, Artificial intelligence and functional safety - is this possible?</b> (40 min)                                 |  |
| from 7:00 pm   | The FPGA Conference 2026 - Evening Event @ Motorworld Inn in Munich sponsored by AMD   |   |   |   |  |  |

| DAY 2   Wednesday, July 1  |  |  |  |   |  |  |
|--|--|--|--|---|--|--|
|  | Application  | Language / Debug / Verification  | Architecture   | Tools & Methodologies   | Embedded / Vision  | Tutorial   |
| 9:00 am<br>-<br>10:30 am   | Korbinian Wildwasser - Arrow Central Europe & Thomas Siebert - Altera<br><b>Implementing DDR5 and LPDDR5 EMIF Interfaces on Altera Agilex low-end and mid-range families</b><br>(40 min) | Tom Richter - The MathWorks<br><b>From Models to Testbenches: Accelerating FPGA Verification with MATLAB &amp; Simulink</b><br>(40 min)    | Dr. Hardik Shah - Lattice Semiconductor<br><b>Solving Your Power Puzzle: Lattice FPGAs' Path to Uncompromised Low Power</b><br>(40 min)                        | Andreas Büttner - Efinix<br><b>How-to Run a Efinix FPGA Design Without Leaving the Command Line</b><br>(40 min)   | Wail Alkalbani - Telecommunications Regulatory Authority - Sultanate of Oman<br><b>RISC-V-Based Cellular Threat Detection</b><br>(40 min)                  | Jim Lewis - SynthWorks Design Inc<br><b>Getting Started with OSVVM, VHDL's #1 Verification Methodology</b><br>(90 min)                         |
|  | Alexander Flick - PLC2<br><b>Multiboot for Design Variants and Field Update in Adaptive SoCs</b><br>(40 min)   | Martin Heimlicher - Xipera<br><b>XiperPy from Xipera: Making Hardware Design Accessible to Software Engineers</b><br>(40 min)              | Christian Michel - Lattice Semiconductor<br><b>Unlock Next-Gen SDR Design for SWaP-C using Lattice FPGAs</b><br>(40 min)                                       | Ahmad Alothman - Avnet EMG & Martin Kellermann - Microchip Technology<br><b>Power-Efficiency vs. Performance, Scaling for Power</b><br>(40 min)                             | Tolga Sel - Arrow Central Europe<br><b>MIPI CSI-2 Lab with Agilex3</b><br>(40 min)   |  |
| 10:30 - 11:15 am<br>Coffee Break and Visit of the Exhibition   |  |  |  |   |  |  |
| 11:15 am<br>-<br>12:45 pm  | Thomas Zerrer - Smartlogic<br><b>PCI Express Data streaming directly into the GPU</b><br>(40 min)  | Adrian Weiland & Patrick Lehmann - plc2 Design<br><b>Mocking a AMD MPSoC with OSVVM Verification Components</b> (40 min)                   | Dr. George Athanasiou - CAST<br><b>Post-Quantum Cyber Resilience for Automotive SoCs: Crypto-Agile FPGA Architectures</b> (40 min)                             | Marco Höfle - Avnet EMG<br><b>From C++ to RTL: A practical AMD Vitis™ HLS Example</b> (40 min)  | Kevin Keryk - AMD<br><b>Building Adaptive Systems that Scale, Using Video as an Example Application</b><br>(40 min)  | Tolga Sel - Arrow Central Europe<br><b>PART2: MIPI CSI-2 Lab with Agilex3 (Hands-on)</b><br>(90 min)   |
|  | Thomas Zerrer - Smartlogic<br><b>PCI Express Data streaming directly into the GPU</b><br>(40 min)  | Markus Leiter - P2L2<br><b>Inside UVVM: Architecture and Design of Custom Verification Components</b><br>(40 min)                          | Sheik Abdullah - iWave Global<br><b>From External RF Chains to Direct RF: A 64GSPS Wideband SDR Architecture</b><br>(40 min)                                   | Navid Jalali - plc2 Design<br><b>Visualizing Metrics from AXI Performance Monitors in Prometheus/Grafana</b><br>(40 min)  | Brian Colgan & Martin Kellermann - Microchip Technology<br><b>FPGA Vision: Bridging and Broadcast</b><br>(40 min)  |  |
| 12:45 - 1:30 pm<br>Lunch Break and Visit of the Exhibition   |  |  |  |   |  |  |
| 1:30 - 2:00 pm<br><b>KEYNOTE SPEECH: Security and Physical AI: FPGA Architectures for Systems That Sense and Act   Raemin Wang - Lattice Semiconductor</b> |  |  |  |   |  |  |
| 2:00 - 2:15 pm<br>Short Break and Change Rooms   |  |  |  |   |  |  |
|  | Application  | Language / Debug / Verification  | Architecture   | Tools & Methodologies   | Board Design & Connectivity  | Tutorial   |
| 2:15 pm<br>-<br>3:45 pm  | Baruch Mitsengendler - The MathWorks<br><b>Model-Based Deployment of Deep Learning on FPGAs Using a Reusable HDL Processor Architecture</b><br>(40 min)                                  | Patrick Lehmann & Stefan Unrein - plc2 Design<br><b>PoC-Library v3.0: AXI4(-Lite) Interconnect Infrastructures</b><br>(40 min)             | Keith Lumsden - AMD<br><b>AMD Versal™ RF Series: Bridging the Gap Between RF and Digital Compute</b><br>(40 min)   | Oren Hollander - HandsOn Training<br><b>Don't Just Compile: Outsmarting the Synthesizer for Peak FPGA Performance</b><br>(40 min)   | Alex Lopich - Altera<br><b>Supercharging HDR Vision: Multi Exposure Fusion and Adaptive Tone Mapping for FPGA Powered Cameras</b><br>(40 min)              | Espen Tallaksen - EmLogic AS<br><b>The Inside of a Good VHDL Verification Component</b><br>(90 min)  |
|  | Rolf Broeske - SMART Engineering<br><b>Predictive Thermal Management as the Key to System Reliability</b><br>(40 min)  | Hans-Jürgen Schwender - Var Industries<br><b>FuSa Compliant Verification Flow with Questa Verification IQ</b><br>(40 min)                  | Stefan Unrein - plc2 Design<br><b>Overcome PCB mistakes with FPGAs</b><br>(40 min)   | Mihaly Nemeth-Csoka - Heitec AG<br><b>FPGA Development on Linux: The time is now</b><br>(40 min)  | Marco Höfle - Avnet EMG<br><b>System Simulation of Zynq UltraScale+™ and Versal™ Designs using a MicroBlaze™ V Processor</b><br>(40 min)                   |  |
| 3:45 - 4:30 pm<br>Coffee Break and Visit of the Exhibition   |  |  |  |   |  |  |
| 4:30 pm<br>-<br>6:00 pm  | Francesco Contu - Avnet EMG Italy<br><b>Multi-Gigabit Links Optimization and Troubleshooting Using IBERT</b><br>(40 min)   | Michal Pacula - Aldec-Adt<br><b>Quantum Qiskit HDL Co-Simulation</b><br>(40 min)   | Alexander Flick - PLC2<br><b>Versal Adaptive SoC Family: Enhanced Portfolio with Versal AI Edge Gen2 and Versal Prime Series Gen2</b> (40 min)                 | Prof. Dr. Bernhard Lang - Hochschule Osnabrück<br><b>Recycling Tricky Historical Algorithms for FPGA Usage: Toepler's Algorithm for Numerical Root Computation</b> (40 min) | Brian Colgan & Martin Kellermann - Microchip Technology<br><b>Deterministic Vision and Precision Control Architectures for Humanoid Robots</b><br>(40 min) | Espen Tallaksen - EmLogic AS<br><b>Enhanced Randomisation and Functional Coverage, Including the Latest Questa UVVM Extensions</b><br>(90 min) |
|  | Francesco Contu - Avnet EMG Italy<br><b>RF_SOC Advanced Usage: Multi-channel and Multi-chip Synchronization</b><br>(40 min)  | Michal Pacula - Aldec-Adt<br><b>Leveraging 64-bit Integers - Range, Precision, OSVVM AXI and Big Memories for VHDL Designs</b><br>(40 min) | Karl Wachswender - Lattice Semiconductor<br><b>Role of Low Power FPGAs in physical AI – Sensor Fusion, Compute Offloading, and Synchronization</b><br>(40 min) | Dr. Kamil Rudnicki - Brightelligence<br><b>The Hidden Tax of Bad FPGA Project Methodology</b><br>(40 min)   | Ernst Wehlage - PLC2<br><b>AMD FreeRTOS to Zephyr</b><br>(40 min)  |  |

| DAY 3   Thursday, July 2 |   |   |   |   |   |                                      |
|--------------------------|---|---|---|---|---|--------------------------------------|
|                          | Application   | Language / Debug / Verification   | Architecture  | Tools & Methodologies   | Embedded / Vision   | Embedded AI Tracks (see next page)   |
| 9:00 am - 10:30 am       | Dr. Aurang Zaib - Microchip Technology<br><b>Enabling Low-Latency Applications at the Industrial Edge with FPGA-Based Acceleration</b><br>(40 min)                            | Elijah Almeida Coimbra - Topic Embedded Systems<br><b>Re-use Human-Readable Test Cases for Different Test Levels (Unit/System) Using CocoTB and BDD</b><br>(40 min) | Ernst Wehlage - PLC2<br><b>Understanding the FSBL</b><br>(40 min)   | Prof. Dirk Koch - Universität Heidelberg<br><b>Open-Source Tools for Commercial FPGAs are There - and There is More to it</b><br>(40 min) | Alexander Wirthmueller - MPSI Technologies<br><b>Implementation of a Computer Vision Project on Multiple Platforms</b> (40 min)                       |                                      |
|                          | Alex Lopich - Altera<br><b>Precision Warping for Advanced Imaging: When Optics Get Weird, FPGAs Step In</b><br>(40 min)   | Peter Fischer - Eccelators<br><b>Trapped by FPGA Complexity? Applying Software Methodologies to Regain Momentum</b><br>(40 min)                                     | Timor Knudsen - AMD<br><b>Overcoming Compute Memory Bottlenecks – It’s “On the Package”</b><br>(40 min)   | Oron Port - DFiant<br><b>Intro to DFHDL, an Opensource Multi-Abstraction Hardware Description Framework</b><br>(40 min)                   | Alberto Venzo - Spiral Engineering<br><b>Image Sensor Integration in FPGA</b><br>(40 min)   |                                      |
| 10:30 - 11:00 am         | Coffee Break and Time for Networking  |   |   |   |   |                                      |
| 11:00 am - 12:30 pm      | John Heslip - AMD<br><b>Beyond the Lid: Maximizing Thermal Efficiency in Modern High-Performance Devices</b><br>(40 min)  | Krzysztof Czyz & Mateusz Maciag - Embevity<br><b>Resource Efficient DMA for FPGA Streaming Pipelines Implemented in SpinalHDL</b><br>(40 min)                       | Stefan Garcia - Altera<br><b>Implementing Real-Time Applications on Modern ARM v8.2-Based FPGA SoCs</b><br>(40 min)   | Alexander Flick - PLC2<br><b>Exploring the AMD Adaptive SoC Design Flow with the Vitis(TM) Unified IDE</b><br>(40 min)                    | Benjamin Mecke - Arrow Central Europe<br><b>MIPI CSI 2 to USB 3.2 Video Pipeline with CrossLinkU NX</b><br>(40 min)                                   | E<br>m<br>b<br>e<br>d<br>d<br>e<br>d |
|                          | Georg Hanak - Achronix Semiconductor Corporation<br><b>Implementing high-speed FIR Filter in Achronix Speedster7t FPGAs</b> (40 min)  | Bernhard Wandl - P2L2<br><b>hdl-registers: The Smart Way to Build AXI-Lite IP Cores</b><br>(40 min)   | Angelo Lo Cicero - Altera & Giorgiomaia Cicero - Accelerat<br><b>Deterministic Execution of Real-Time Workloads on Agilex 5: a Multi-Domain Approach</b> (40 min) | Ernst Wehlage - PLC2<br><b>From PetaLinux to Yocto EDF</b><br>(40 min)  | Atakan Tosun - Heitec<br><b>Why Not Just Use a GPU?</b><br><b>A Critical Case Study of High-Level Synthesis on FPGA vs. CPU and GPU</b><br>(40 min)   |                                      |
| 12:30 - 1:30 pm          | Lunch Break and Time for Networking   |   |   |   |   |                                      |
| 1:30 pm - 3:00 pm        | Nicolay Garcia - Monolithic Power Systems<br><b>Space-Optimized PMIC Power Modules for FPGAs: Up to 80% Smaller Total Solution Area</b><br>(40 min)                           | Hannes Bachl - Ostbayerische Technische Hochschule<br><b>Bottom-up Radiation Hardness Assurance for FPGA Based Software Defined Radios</b><br>(40 min)              | Michel Pedimina - Pantherun<br><b>Pepper: The Open-Source FPGA-Based Rapid Development Board and Environment for Secure Edge Innovation</b><br>(40 min)           | Ernst Wehlage - PLC2<br><b>The New Spartan UltraScale+ Family</b><br>(40 min)   | Konstantin Dobrosolets - Altera<br><b>Technical Advantages of the HyperFlex Gen2 Architecture in Altera Agilex 3 and Agilex 5 FPGAs</b> (40 min)      | A<br>I<br>T<br>r<br>a<br>c<br>k<br>s |
|                          | Benjamin Mecke - Arrow Central Europe<br><b>Reset Strategies</b><br>(40 min)  | Patrick Lehmann - plc2 Design<br><b>EDA?: Post-processing EDA Tool outputs</b><br>(40 min)  | Andreas Schuler - Missing Link Electronics<br><b>Beyond the Bitstream: Streamlining Heterogeneous Computing with the MLE FPGA Full System Stack</b><br>(40 min)   | Pablo Mendoza Eguiguren - Indra Sistemas<br><b>A Flexible and Scalable YOLO-Specific DPU for Real-Time FPGA Acceleration</b><br>(40 min)  | Helmut Demel - Lattice Semiconductor<br><b>Smarter Robotics with Lattice FPGAs: From Vision to Motion</b><br>(40 min)                                 |                                      |
| 3:00 - 3:30 pm           | Coffee Break and Time for Networking  |   |   |   |   |                                      |
| 3:30 pm - 5:00 pm        | Matteo Vit - Starware Design<br><b>PCIe in Embedded FPGA Companion Chips: Implementation, Performance, and Verification</b><br>(40 min)                                       | Dr. Harald Simmler - Ing. Buero Harald Simmler<br><b>The Power of High Level Co-Simulation for HDL Designs</b> (40 min)   | Armin Faems - Arrow Central Europe<br><b>Implementation of Nios V with HyperRAM in Altera Agilex FPGA</b> (40 min)  | Oliver Bründler - Enclustra<br><b>Mistakes to Avoid in High-Rate RFSoc Designs</b><br>(40 min)  | Burak Gazel - Aselsan<br><b>Enabling Fault Tolerance in an FPGA-Based RISC-V Processor Through Lockstep Detection and Replay Recovery</b><br>(40 min) |                                      |
|                          | Christian Michel - Lattice Semiconductor<br><b>Crypto-Factories: Homomorphic Encryption Powers FPGA-Accelerated Confidential Computing for Industrial Edge AI</b><br>(40 min) | Denis Vasilik - Eccelators<br><b>What Software Development Got Right - And FPGA Design Can Now Use</b><br>(40 min)  | Angelo Lo Cicero - Altera<br><b>Robotics with Altera FPGA</b><br>(40 min)   | Armin Faems & Philipp Henze - Arrow Central Europe<br><b>Developing with Lattice Propel</b><br>(40 min)                                   | Volker Urban - Ingenieurbüro Dipl.-Ing. Volker Urban<br><b>Emulation of Classic CPUs – a SoC-friendly Hybrid Approach</b> (40 min)                    |                                      |

| DAY 3   Thursday, July 2  |   |  |   |   |
|---------------------------|---|--|---|---|
|                           | Embedded AI - #1  | Embedded AI - #2   | Embedded AI - #3  | Embedded AI - #4  |
| 9:00 am<br>-<br>10:30 am  | Alexander Flick - PLC2<br><b>AI Basics: From image processing to perception and beyond</b><br>(40 min)                      | Yunus Kk & Burak Aykenar - Analogic<br><b>FPGA-Accelerated Multi-Camera AI Vision for High-Speed Industrial Inspection on Kria KR260</b><br>(40 min)            | Christian Mueller   Lattice Semiconductor<br><b>Efficient 360° Threat Detection for Parked Vehicles - A Distributed, Event-Driven Approach</b><br>(40 min)              | Alexander Montgomerie-Corcoran - Heronic Technologies<br><b>Reinventing Super Resolution at the Edge: Custom FPGA AI Engines That Outrun GPUs</b><br>(40 min) |
|                           | Alexander Flick - PLC2<br><b>Inside Edge AI: Processing Paradigms and Architectural Hints</b><br>(40 min)                   | Karl Wachswender - Lattice Semiconductor<br><b>Building State of the Art Computer Vision Models for the Far Edge</b><br>(40 min)                                 | Yashwant Dagar - CraftifAI<br><b>PipeGen: Agentic AI to Generate, Debug, and Deploy End-to-End Edge AI Pipelines</b><br>(40 min)  | Tolga Sel - Arrow Central Europe & Helmut Pltz - ONE WARE<br><b>AI for Everyone with Altera Agilex3</b><br>(40 min)  |
| 10:30 - 11:00 am          | Coffee Break and Time for Networking  |  |   |   |
| 11:00 am<br>-<br>12:30 pm | Saad Qazi - EBV Elektronik<br><b>Reality Over Peak Specs: Constraints Driven Platform Selection for Edge AI</b><br>(40 min) | Oren Hollander - HandsOn Training<br><b>Silicon Brains vs. Silicon Gates: Can LLMs Replace the FPGA Engineer?</b><br>(40 min)                                    | Dr. Calliope-Louisa Sotiropoulou - CAST<br><b>Breaking the Data Bottleneck: Hardware-Accelerated Lossless Compression for Next-Generation AI Systems</b><br>(40 min)    | Jimmy Chou - Infineon Technologies<br><b>Accelerating Adoption of USB 10Gbps I/O in Edge AI and Embedded Systems</b><br>(90 min)                              |
|                           | Alexander Flick - PLC2<br><b>BYOM – Custom Model Edge Inference with Vitis AI</b><br>(40 min)                               | Andreas Bttner - Efinix<br><b>Accelerating Edge AI with Efinix FPGAs: TinyML and eCNN for Real-World Applications</b><br>(40 min)                               | Brian Colgan & Martin Kellermann - Microchip Technology<br><b>One Size Does Not Fit All: Power-Efficient Vision AI on FPGAs and Beyond</b><br>(40 min)                  |   |
| 12:30 - 1:30 pm           | Lunch Break and Time for Networking   |  |   |   |
| 1:30 pm<br>-<br>3:00 pm   | Denis Vasilik - Ecelerators<br><b>An Experiment in AI-Assisted FSMs on FPGAs</b><br>(40 min)                                | Georg Hanak - Achronix Semiconductor Corporation<br><b>Design Techniques for High-Performance Low-Latency LLM Inferencing on FPGAs optimized for AI</b> (40 min) | Karl Wachswender - Lattice Semiconductor<br><b>Beyond the "Sledgehammer": Implementing Physical AI at the Sensor to Offload Robotic SoCs</b><br>(40 min)                | Tomasz Iwanski - Arrow Central Europe<br><b>Altera FPGA AI Suite: A Practical Deep Dive</b><br>(90 min)   |
|                           | Dr. Michael Gude - Cologne Chip<br><b>Next Generation quasi-analog Neuron AI Chip and FPGA</b><br>(40 min)                  | David Hintringer - TRS-STAR<br><b>Low-Power Low-Latency Edge AI with FPGAs: Balancing Performance, Power, and Complexity</b><br>(40 min)                         | Gildas Genest - AMD<br><b>AMD Vitis™ AI Tools Workflow: Compilation, Hardware Deployment &amp; Profiling</b> (40 min)   |   |
| 3:00 - 3:30 pm            | Coffee Break and Time for Networking  |  |   |   |
| 3:30 pm<br>-<br>5:00 pm   | Alexander Flick - PLC2<br><b>Beyond the Architecture - A Forensic, Data-Centric Approach to Image Detection</b><br>(40 min) | Karl Wachswender - Lattice Semiconductor<br><b>Efficient Vision Pipelines on FPGAs: Design Patterns and Performance Tuning</b><br>(40 min)                       | Dr. Aurang Zaib - Microchip Technology<br><b>Software-to-Hardware Synergy for Edge AI: From Model Compression to Low-Power FPGA Acceleration</b> (40 min)               | Luke Millar - AMD<br><b>Agentic AI in the FPGA Design Loop</b><br>(90 min)  |
|                           | Ulrich Schmidt - EBV Elektronik<br><b>Reimagining Edge GenAI – Generative AI with Hailo-10</b><br>(40 min)                  | Saadeddine Ben Jemaa - Arrow Central Europe<br><b>Efficient Edge AI Inference on PolarFire SoC FPGAs Using VectorBlox 3.0 Compression Techniques</b><br>(40 min) | Prof. Hans Dermot Doran - Zurich University of Applied Sciences<br><b>Dataflow driven Scalable AI Accelerator Architecture for FPGA and eFPGA Platforms</b><br>(40 min) |   |